首页 > 其他分享 >NVME FPGA IP测试记录

NVME FPGA IP测试记录

时间:2024-02-29 09:56:08浏览次数:25  
标签:... option FPGA IP NVME sequential test Average Select

这里涉及商业IP的部分文字资料,如有侵权,请联系删除。

当前只说明基础测试,更多测试待后续更新。

NVME HOST IP

IP特性

范例截图

ZCU106测试

使用ZCU106 HPC0 接口 + FMC Drive NVME接口子卡,NVME使用三星980

测试日志

Entering Main


Starting initialization...

Expecting 1 drives...

Checking for PCIe Link
Entering Main


Starting initialization...

Expecting 1 drives...

Checking for PCIe Link
ALWAYS::  PCIe Link Ready
ALWAYS::  Checking for NVMe Link 0
ALWAYS::  NVMe Link 0 Ready
Connected to 1 drives!

Drive 0 Info:
Drive capacity is: 0x03A386030 sectors
Sector size is: 512 bytes
Max Data Transfer size is: 2097152 bytes
Maximum Sector count is: 4095 sectors


Initialization complete

Starting NVMe Host Demo in 3...2...1...

Starting NVMe Host Demo...


DRIVE 0: Current number of commands is: 65535
DRIVE 0: Current sector count is: 7 (zero-based)

Select option 0 for sequential write test
Select option 1 for sequential read test
Select option 2 for random write test
Select option 3 for random read test
Select option 7 to send an admin command
Select option 8 to view drive information
Select option 9 to change test parameters


Starting sequential write test...

Sequential Write Test complete!

Drive 0 test data:

Transfer size per command: 4096 bytes
Average transfer time 0 was 2364 ns
Average transfer rate 0 was 1652 MB/s
Average IOPS 0 were 423011 IOPS


DRIVE 0: Current number of commands is: 65535
DRIVE 0: Current sector count is: 7 (zero-based)

Select option 0 for sequential write test
Select option 1 for sequential read test
Select option 2 for random write test
Select option 3 for random read test
Select option 7 to send an admin command
Select option 8 to view drive information
Select option 9 to change test parameters


Starting sequential read test...

Sequential Read Test complete!

Drive 0 test data:

Transfer size per command: 4096 bytes
Average transfer time 0 was 2364 ns
Average transfer rate 0 was 1652 MB/s
Average IOPS 0 were 423011 IOPS


DRIVE 0: Current number of commands is: 65535
DRIVE 0: Current sector count is: 7 (zero-based)

标签:...,option,FPGA,IP,NVME,sequential,test,Average,Select
From: https://www.cnblogs.com/xingce/p/18042759

相关文章

  • 苹果iOS 18升级名单首曝:24款机型可升 iPhone XR不死!
    日前,媒体MacRumors得到了来自私人账号的苹果iOS18升级机型名单,该账号在iOS内部版本号方面有良好爆料记录。根据机型名单,iOS18将支持24款机型升级,与iOS17保持一致。具体机型如下:iPhone15iPhone15PlusiPhone15ProiPhone15ProMaxiPhone14iPhone14PlusiPhone......
  • CodeForces 1844H Multiple of Three Cycles
    洛谷传送门CF传送门首先环是不用管的,只用判环长是否为\(3\)的倍数即可。考虑设\(f(x,y,z)\)表示\(x\)个\(1\)链,\(y\)个\(2\)链,\(z\)个\(0\)链,组成所有环长都为\(3\)的倍数的方案数。注意到\(f(x,y,z)=(x+y+z)f(x,y,z-1)\)(可以接到剩下的任意......
  • CF1408H Rainbow Triples 题解
    Description给定长度为\(n\)的序列\(p\)找出尽可能多的三元组\((a_i,b_i,c_i)\)满足:\(1\lea_i<b_i<c_i\len\)\(p_{a_i}=p_{c_i}=0\),\(p_{b_i}\ne0\)\(p_{b_i}\)互不相同。所有的\(a_i,b_i,c_i\)互不相同。输出最多可以选出多少个三元组,多组数据。\(\sumn\le......
  • javaweb02-JavaScript&vue
    JavaScript控制网页行为js引入方式内部脚本:script标签外部脚本:js文件js基础语法书写语法区分大小写每行结尾分号可有可无,建议写上输出语句警告框window.alerthtml输出document.write浏览器控制台console.log变量用var关键字声明变量JavaScript是一......
  • 数据库 Tips
    数据库Tips时间和日期互转数据库当前时间字符串转时间时间转字符串格式dual表MySQLNOW()STR_TO_DATEDATE_FORMAT%Y-%m-%d%H:%i:%s可选OracleSYSTIMESTAMP、SYSDATETO_TIMESTAMP、TO_DATETO_CHARYYYY-MM-DDHH24:MI:SS必须用PostgreSQLCURRENT_......
  • 脚本检查IP地址和MAC是否对应
    需求需要把一批次的IP地址和MAC地址进行绑定,如果该IP地址没有和MAC对应则输出脚本如下#catcheck_arp.sh#!/bin/bash#检查ip地址和mac是否对应IpList=()MacList=("<incomplete>""<incomplete>""<incomplete>""74:56:3c:63:c4:c7""<incom......
  • A. Moving Chips
    原题链接题意简述把1移到移到左边最近的0的位置,请问形成一片连续的一需要移多少次?题解像坦克的履带,对于两群不相连的1,右边想和左边相连至少要走中间的0的数量的步数,这下就可以遇到零才执行收获操作了code#include<bits/stdc++.h>usingnamespacestd;intmain(){int......
  • (笔记)FPGA设计性能优化策略漫谈(一)--时序优化
    1   速度优化 1.1 关键路径重组FPGA逻辑设计中时序路径上的组合逻辑都会给路径增加延时,从而影响设计性能的往往只有几条关键的路径而已,所以可以通过减少关键路径上的组合逻辑单元数来减小该路径上的延时,从而达到优化的目的。关键路径重组技术多用于关键路径由多个路......
  • 【QBXT 2023 冬】NOIP 突破营 补题清单
    题单:第一部分第二部分题解有时间就写,一般会咕。P5691[NOI2001]方程的解数简单的折半搜索。直接搜索时间复杂度是\(O(m^6)-O(m^6\logp_i)\)的(快速幂),无法通过。考虑优化,首先我们对上面的式子做一个变形:\[\sum_{i=1}^{n}k_ix_i^{p_i}=0\]即\[\sum_{i=1}^{\lfloor\frac......
  • 基于FPGA的ECG信号滤波与心率计算verilog实现,包含testbench
    1.算法运行效果图预览 其RTL结构如下:  2.算法运行软件版本vivado2019.2  3.算法理论概述        心电图(ECG)是医学领域中常用的一种无创检测技术,用于记录和分析心脏的电活动。由于ECG信号微弱且易受到噪声干扰,因此在采集和处理过程中需要进行滤波以提取......